

File View Edit Tools Window Help

Drafts Pending Active

- L1: (2531) stem
- L2: (6761) polysilicon
- L3: (2381) cell, and 1 and 2
- L4: (6915) spin edg3 glass
- L5: (4704) 4 and
- L6: (6915) 1 and 4
- L7: (143) 5 and 7
- L8: (4622) 6 and oxide
- L9: (2381) 2 and 3 and 5

Failed Saved

- (96375) (bendable flexible movable) with (frame container supporter)
- (1805) (chip die dice ic integrated adj circuit) same (bendable flexible moveb
- (1235) (bendable flexible movable) with (frame
- (1235) (chip die dice ic integrated adj circuit) same (bendable flexible moveb
- (480) (chip die dice ic integrated adj circuit) same (bendable flexible move
- (432) ((chip die dice ic integrated adj circuit) same (bendable flexible move
- (9775) (bendable flexible movable) with (frame container supporter)
- (1805) (bendable flexible movable) with (frame container supporter) and ((chip
- (1235) (bendable flexible movable) with (frame container supporter) and ((chip
- (432) ((bendable flexible movable) with (frame container supporter)) and ((chip

Favorites Tagged (0)

Print Queue

BRS Item ISAR Item Search Text Print

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval C	Inventor	S	C	P	R	A
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20020048206 200203425	07	10	Integrated circuit memory devices having non-volatile	433/143				<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
2	<input type="checkbox"/>	<input type="checkbox"/>	US 2002008651 20020307	10	11	METHODS OF FORMING RECESSED HEMISpherical GRAIN FILLED	433/143			YAMADA, TAKAYOSHI et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20020028541 20020307	151	151	Sense Arrays And Charge Storage Devices, and methods	433/143			YAMADA, TAKAYOSHI et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20020027227 20020307	21	21	SEMICONDUCTOR MEMORY DEVICE HAVING A TRENCH AND A GATE	433/143			KONO, SEIICHIRO	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20020029479 20020308	98	98	Process for fabricating semiconductor integrated	433/143	355/131;		Okamoto, Ichihisa et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20020117701 20020314	94	94	Electrically programmable memory element with raised	433/143	433/311;		Kikuchi, Tatsuya et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20020017669 20020314	121	121	Semiconductor integrated circuit device process for	433/143	433/311;		Yamada, Takanori et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
8	<input type="checkbox"/>	<input type="checkbox"/>	US 20020016734 20020317	94	94	Manufacturing method of semiconductor integrated	433/143	433/14;		Tan, Liqun et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
9	<input type="checkbox"/>	<input type="checkbox"/>	US 20020016691 20020317	104	104	Manufacturing method of photomask and photomask	433/14	433/311;		Hayashita, Norio et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
10	<input type="checkbox"/>	<input type="checkbox"/>	US 200200075542 20020317	93	93	Manufacturing method of semiconductor integrated	433/143	433/311;		Hayashi, Norio et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
11	<input type="checkbox"/>	<input type="checkbox"/>	US 20020016691 20020317	93	93	Method of fabricating display device	433/143	433/271;		Nagai, Futoshi et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Details HTML

Ready

1/1 PLUSPAT - (C) QUESTEL-ORBIT  
PN - US5710461 A 19980120 [US5710461]  
TI - (A) SRAM cell fabrication with interlevel dielectric planarization  
PA - (A) SGS THOMSON MICROELECTRONICS (US)  
IN - (A) NGUYEN LOI (US); SUNDARESAN RAVISHANKAR (US)  
AP - US78142997 19970110 [1997US-0781429]  
PR - US16933893 19931217 [1993US-0169338]  
- US32873695 19951025 [1995US-0328736]  
- US78142997 19970110 [1997US-0781429]  
IC - (A) H01L-023/48 H01L-023/522 H01L-029/34 H01L-029/54  
EC - H01L-021/3105B  
- H01L-021/8244  
PCL - ORIGINAL (O) : 257754000; CROSS-REFERENCE (X) : 257350000 257380000  
257381000 257385000 257640000 257740000 257752000 257758000  
257903000 257904000  
DT - Basic  
CT - US4676867; US4797717; US4920071; US4975875; US4990998; US5001539;  
US5077238; US5083190; US5110763; US5132774; US5151376; US5159416;  
US5169491; US5177238; US5188987; US5204288; US5219792; US5290399;  
US5319247; US5373170; US5381046; US5534731; US5552628; JP0099243;  
JP0135044; JP2251722; WO8700828  
- IEEE Electron Device Letters, vol. 12, No. 3, Mar. 1991, Hot-Carrier  
Aging of the MOS Transistor in the Presence of Spin-On Glass as the  
interlevel Dielectric, by N. Lifshitz and G. Smolinsky, pp. 140-142.

Journal Electrochem. Soc., vol. 139, No. 2, Feb. 1992, Three "Lot Dt"  
Options for Planarizing the Pre-Metal Dielectric on an Advanced Double  
Poly BiCMOS Process, by W. Dauksher, M Miller, and C. Tracy, pp.  
532-536.

Journal Electrochem. Soc., vol. 139, No. 2, Feb. 1992, Polysilicon  
Planarization Using Spin-On Glass, by Shrinath Ramaswami and Andrew  
Nagy, pp. 591-599.

Journal Electronicem. Soc., vol. 140, No. 4, Apr. 1993, The Effect of  
Plasma Cure Temperature on Spin-On Glass, by Hideo Namatsu and  
Kazushige Minegishi, pp. 1121-1125.

STG - (A) United States patent  
AB - A 4-T SRAM cell in which two layers of permanent SOG (with an  
intermediate oxide layer) are used to provide planarization between  
the first and topmost poly layers.

1/1 LGST - (C) LEGSTAT  
PN - US 5710461 [US5710461]  
AP - US 781429/97 19970110 [1997US-0781429]  
DT - US-P  
ACT - 19970110 US/AE-A  
APPLICATION DATA (PATENT)  
{US 781429/97 19970110 [1997US-0781429]}  
- 19980120 US/A  
PATENT  
- 20000307 US/RF  
REISSUE APPLICATION FILED  
20000120  
UP - 2000-10

1/1 CRXX - (C) CLAIMS/RRX  
AN - 2933021  
PN - 5,710,461 A 19980120 [US5710461]  
PT - E (Electrical)  
PA - SGS-Thomson Microelectronics Inc  
ACT - 20000120 REISSUE REQUESTED  
Issue Date of O.G.: 20000307  
Reissue Request Number: 09/488686  
Examination Group responsible for Reissue process: 2811

UP - 2000-10  
UACT- 2000-03-07

1/1 PAST - (C) PAST  
AN - 200010-001243  
PN - 5710461 A [US5710461]  
DT - A (UTILITY)  
OG - 2000-03-07  
CO - REA  
ACT - REISSUE APPLICATION FILED  
SH - REISSUE APPLICATION FILED

1/39/4

DIALOG(R) File 345:Inpadoc/Fam.& Legal Stat  
(c) 2001 EPO. All rts. reserv.

12262040

Basic Patent (No,Kind,Date): US 5395785 A 19950307 <No. of Patents: 002>

Patent Family:

Patent No	Kind	Date	Applc No	Kind	Date
US 5395785	A	19950307	US 169338	A	19931217 (BASIC)
US 5710461	A	19980120	US 781429	A	19970110

Priority Data (No,Kind,Date):

US 169338 A 19931217  
US 781429 A 19970110  
US 328736 B1 19951025  
US 169338 A3 19931217

PATENT FAMILY:

UNITED STATES OF AMERICA (US)

Patent (No,Kind,Date): US 5395785 A 19950307

SRAM CELL FABRICATION WITH INTERLEVEL DIELECTRIC PLANARIZATION  
(English)

Patent Assignee: SGS THOMSON MICROELECTRONICS (US)

Author (Inventor): NGUYEN LOI (US); SUNDARESAN RAVISHANKAR (US)

Priority (No,Kind,Date): US 169338 A 19931217

Applc (No,Kind,Date): US 169338 A 19931217

National Class: \* 437052000; 437047000; 437060000; 437235000;  
437919000

IPC: \* H01L-021/70

CA Abstract No: \* 122(24)304566E; 122(24)304566E

Derwent WPI Acc No: \* C 95-114834; C 98-238649; C 95-114834

Language of Document: English

Patent (No,Kind,Date): US 5710461 A 19980120

SRAM CELL FABRICATION WITH INTERLEVEL DIELECTRIC PLANARIZATION  
(English)

Patent Assignee: SGS THOMSON MICROELECTRONICS (US)

Author (Inventor): NGUYEN LOI (US); SUNDARESAN RAVISHANKAR (US)

Priority (No,Kind,Date): US 781429 A 19970110; US 328736 B1  
19951025; US 169338 A3 19931217

Applc (No,Kind,Date): US 781429 A 19970110

Addnl Info: 5395785 Patented

National Class: \* 257754000; 257760000; 257640000; 257904000;  
257752000; 257903000; 257350000; 257380000; 257381000; 257385000;  
257758000

IPC: \* H01L-029/34; H01L-023/48; H01L-023/522; H01L-029/54

CA Abstract No: \* 122(24)304566E

Derwent WPI Acc No: \* C 95-114834; C 98-238649; C 98-238649

Language of Document: English

UNITED STATES OF AMERICA (US)

Legal Status (No,Type,Date,Code,Text):

US 5395785 P 19931217 US AE APPLICATION DATA (PATENT)  
(APPL. DATA (PATENT))

US 169338 A 19931217

US 5395785 P 19931217 US AS02 ASSIGNMENT OF ASSIGNEE'S  
INTEREST  
SGS-THOMSON MICROELECTRONICS, INC. 1310  
ELECTRONICS DRIVE CARROLLTON, TX 75006- ;

NGUYEN, LOI N. : 19931217; SUNDARESAN,  
RAVISHANKAR : 19931217

US 5395785 P 19950307 US A PATENT  
US 5710461 P 19931217 US AA PRIORITY  
US 169338 A3 19931217  
US 5710461 P 19951025 US AA PRIORITY  
US 328736 B1 19951025  
US 5710461 P 19970110 US AE APPLICATION DATA (PATENT)  
(APPL. DATA (PATENT))  
US 781429 A 19970110  
US 5710461 P 19980120 US A PATENT  
US 5710461 P 20000307 US RF REISSUE APPLICATION FILED  
(REISSUE APPL. FILED)  
20000120